
P
LL
s
-
s
M
T
5 - 35
HMC704LP4E
v03.1211
8 GHz fractionaL-n PLL
For price, delivery, and to place orders: Hittite Microwave Corporation,20 Alpha Road, Chelmsford, MA 01824
Phone: 978-250-3343
Fax: 978-250-3373
Order On-line at www.hittite.com
Application Support: Phone: 978-250-3343 or apps@hittite.com
t6
t1
t2
Figure 39. Open Mode - Serial Port Timing Diagram - READ Operation 2-Cycles
sCLK
sDI
sEN
d5
d4
d0
r4
a2
a1
a0
r0
2
19
20
21
24
25
26
31
32
t5
t4
LD_sDO
x
sCLK
2
19
20
21
24
25
26
31
32
30
LD_sDO
Chip Address =000
Register Address =00000
READ Address
LD
sDI
d5
d4
d0
r4
a2
a1
a0
x
r0
d23
x
d30
d10
d9
d8
d7
d6
d2
d1
d0
d3
d31
LD
LD**
x
FIRST CYCLE
SECOND CYCLE
**Note: Read-back on LD_sDO can function without sEN, however sEN
rising edge is required to return the LD_sDO to the LD state
sEN
t3
30
29